This paper describes the design of a CMOS analogto-digital converter (ADC) for use with the CMOS digital RF memory (DRFM) previous& constructed at AFIT. The ADC is needed to digitize the incoming RF signal, which is bandlimited to 50 MHz, so that the DRFM can store and operate on the digital wora's instead of the analog signals.
Introduction
The purpose of the DRFM, when used as part of an EW system, is to provide a false target to an enemy radar. Kranz describes the design of a dual-port memory and a DSSM which implement the time delay and frequency shift functions, respectively [ 11. However, Kranz did not address the A/D converter. A CMOS ADC was designed [2] that can be integrated into a monolithic CMOS DRFM, and that will approach the clock rate and resolution capabilities required by Kranz.
The conversion rate and resolution design goals for the DRFM ADC are determined by the maximum bandwidth (BW) and word size of the dual-port memory and DSSM. The word size and BW of the CMOS DRFM described by Kranz are 6 bits and 50 MHz, respectively.
ADC Architecture Comparison
Before the ADC was designed, various architectures were compared. The types of ADCs compared were staircase (also called counter or servo type), successive-approximation, dual-ramp (or dual-slope, the most common of the indirect type ADCs), flash (also called parallel type), two-step (or subranging), and pipelined ADCs.
The staircase ADC, successive-approximation
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ADC, and dual-ramp ADC all have the advantage that they are small and could easily be fabricated on a monolithic DRFh4 [3] . However, they all have the disadvantage that they are slow [4,5].
On the other hand, the flash ADC is fast and simple. The disadvantages are that the chip area and power dissipation grow exponentially with the resolution of the ADC. These disadvantages can be partially overcome by use of a two-step architecture. The advantage of the two-step architecture is that it reduces the number of comparators needed for a given resolution when compared to the flash ADC. The disadvantages are that the time required for a conversion is more than twice that for a flash ADC, and the converter is more complex than a flash ADC. However, the conversion rate could be increased by pipelining.
Therefore, the two-step architecture was chosen for this design.
It is unlikely that any of the six architectures considered, when implemented in CMOS, would be capable of completing a conversion in 10 ns. Therefore multiplexing (or interleaving) of two or more ADCs must be assumed.
Two-step ADC Architecture
The two-step ADC is based on the design in ADC system has three main H circuits, a timing and control circuit, and an output block. The key to successful interleaving of several ADO is ensuring that the input signal is sampled at known and regular points in time. An approach by Poulton to solve this problem is to use a tworank S&H circuit [7] , as shown in Figure 3 . Now only the . A modulo-5 ring counter was chosen to CMOS DRFM ADC Design
After the architecture and high-level design had been determined, detailed design of the two-step ADC, the modulo-5 ring counter, and the data latch circuitry was required. Because the design of the analog circuits require that the substrates of the NMOS devices be biased at differing voltages, a p-well process is necessary. Details of the design are contained in [2]. Figure 4 is a schematic of the op-amp chosen for this design. The bias circuitry was sized by using the HSPICE optimization feature, with the results shown in Table 1 . The subtractor uses the op-amp described above. The input and feedback resistors are chosen to be large to reduce the resistive loading on the op-amp. The resistor sizes are 10 kn. The sizing of the devices for the comparator, shown in Figure 2 , were done using the HSPICE optimization feature. The results produced an average propagation delay of 4.7 ns. Device sizes are shown in Table 2 .
The design of the digital circuitry does not involve ations that were necessary for the e analog circuitry. Digital device sizing criteria was based on minimizing device size, maximizing circuit speed, and ensuring proper signal level transmission. Figure 5 shows a broad grounding scheme for the ADC. It is important to maintain as much separation as possible between the analog portions and the digital portions of the ADC. However, it is also important that Vdd and GND of both the analog and digital sections are equal. A capacitor between the V&' and GND of the digital section may be necessary to minimize digital noise in the analog section.
The comparator, op-amp, D flip-flop, and wired-OR portion of the encoder were laid out in silicon. Based on the areas required by these circuits, the two-step ADC is estimated to require about l,OOO,OOO pm2.
Test Issues
ADC tests can be separated into tests that evaluate the static performance and tests that evaluate the dynamic performance. Static performance refers to how the ADC functions when a DC voltage is applied to the analog input. Dynamic performance refers to how well the ADC performs as a function of input signal frequency and amplitude, and as a function of ADC resolution and conversion rate.
Static performance can be measured in terms of offset errors, gain errors, and linearity errors. The offset error is the value of the input voltage that results in all zeros out [4] . Gain error is the difference in slope between the actual transfer function and the ideal transfer function [4] . Linearity errors can be divided into two types: integral linearity errors and differential linearity errors. The integral linearity error is the maximum deviation of a line through the center of the horizontal steps from the ideal input. Differential linearity error is the maximum difference between the adjacent horizontal steps.
The process of digitizing an analog signal introduces quantization errors, giving rise to a signal-tonoise ratio. Aperture errors are divided into three types: aperture delay, aperture uncertainty, and aperture jitter [9] . The 3 d B BW is the frequency at which the output code representation of the peak amplitude is 3 dB down from the maximum for a full-scale input voltage.
Some of the more common dynamic tests for ADCs are the sine-wave histogram test, the sine-wave curve fitting test, the beat frequency test, and the locked histogram test.
The sine-wave histogram test, also called the codedensity test, requires the storing of a large number of samples of a well-defined input signal [9] . The test uses a probability distribution to forecast the linearity of the ADC.
The curve fitting test, or algorithm, is used to measure the ADC SNR and effective bits. Like the sinewave histogram test, this test involves the acquisition of large amounts of data. The algorithm involves using statistical calculations to fit a reconstructed function to the input data [9] .
The beat frequency test is used to measure the full-power BW and slewing rate performance of the ADC [9] . A sine wave at a frequency slightly above the Nyquist frequency is applied to the ADC. Aliasing occurs and the resulting ADC output can be used to evaluate errors like noise effects, aperture uncertainty, and slewing limitations.
Summary
The design of a 6-bit two-step CMOS ADC with a two-stage BW-enhanced S&H circuit was described. A comparison of ADC types was done and the two-step architecture was chosen because an assumption was made that after successful completion of a working two-step ADC design, the design changes necessary to transform it into a pipelined ADC should be minimal. The theory of operation of the major circuits of the ADC and major multiplexing blocks was described. HSPICE simulations of the key ADC components was accomplished. Circuit layouts were done on the comparator, the op-amp, the D flip-flop, and the wired-OR portion of the encoder. 
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